Abstract-This paper introduces a dynamic biasing technique intended for Radio Frequency Integrated Circuit (RFIC) power amplifiers (PAs), using positive envelope feedback based on the instantaneous envelope signal at the output of the PA, for Iinearity improvement. Through the simulation, design and implementation of a 5.4 GHz SOI-CMOS PA, we demonstrate that the proposed positive envelope feedback technique allows extending the output 1 dB compression (P 1dB) point by 1.7 dB while meeting stability and noise requirements for a PA with P1dB of 19.5 dBm. As a result, the same Iinearity performance is met at a higher power level, without resorting to device size increase and the associated current increase. Hence, the technique improves the efficiency/linearity trade-off. Moreover, the described technique requires negligible additional quiescent current, minimum additional chip area and has the potential for wide bandwidths, which makes it attractive for RFIC PAs.
INTRODUCTION
The instantaneous output power of RFIC PAs transmitting modulated signals may be several dBs higher than its average output power. This imposes stringent linearity/efficiency requirements over the entire range of the PA's transmitting power levels.
Techniques aimed at linearity/efficiency performance improvement include Envelope Tracking (ET) [1] , "ON/OFF" switching transistor matrices [2] , tunable matching networks [3] , and digitally-controlled PAs [4] . While these techniques yield significant performance improvement, they require the addition of sophisticated hardware that may not be fully implemented on a single RFIC PA die (e.g. supply modulators for ET and Digital Signal Processors). Hence, there is also a need for techniques that improve the efficiency/linearity trade-off, but are intended for full integration in a stand-alone, single-chip PA, and which may easily be integrated as a functional block into other PA architectures for performance enhancement.
In the latter context, techniques using dynamic biasing of the MOS transistor gate may be found in the literature. However, those reported are either dependent on the PA's average output power [5] , require additional hardware [6] , use external control signals [7] or still require extensive external signal processing [8] - [9] . Improvement in PA performances using on-chip envelope detector has also been shown [10] - [11] . These implementations rely on an approximation of the PA's 978-1-5090-4591-4/17/$31.00 ©20 17 IEEE Yasser Soliman Skyworks Solutions, Inc.
Ottawa, Canada yasser. so liman@skyworksinc.com output power (not the true envelope power), and hence do not account for load mismatch effects at the PA output. Inputenvelope-based dynamic biasing also requires additional phase compensation [12] . Moreover, the small amplitudes ofthe PA's input envelope signal require using an envelope detector with high RF-Analog conversion gain followed by analog signal amplification, leading to noise degradation at the PA output.
In this paper, we introduce a PA linearization technique that does not come with the above-mentioned hardware complexity and noise issues, which is intended for full on-chip integration and which may easily be integrated into other architectures. It uses a novel positive envelope feedback scheme to implement dynamic biasing based on an actual signal flow from the PA's output to its bias input [13] . To the best of the authors' knowledge, positive envelope feedback has never been reported in any PA architecture. The dynamic biasing is therefore a function of the true instantaneous output envelope power. In contrast with negative envelope feedback (e.g. [14] , [15] , [16] ), our approach does not require high loop gain, nor any loop stability compensation and requires only one envelope detector. This has a direct impact on noise performance and the feasibility of single-chip integration. The simplicity of the proposed technique and its feasibility for on-chip integration also facilities the possibility of using it in conjunction with other architectures that mm at enhancing RFIC PA performance [1 7]. Section 11 describes the theory for the proposed architecture. Measurement results are provided as proof of concept in Section III. Section IV gives simulation results showing possibilities for performance improvement and Section V contains the conclusion. Fig. 1 shows the proposed PA linearization technique using positive feedback of the instantaneous output envelope for dynamic biasing. The dynamic bias signal Vdvn is applied to the gate of the power stage MOS transistor array in the multi-stage PA, and varies continuously as a function of the PA's true instantaneous output power. For low instantaneous output power, Vdyn is held at the P A's quiescent dc bias. For high instantaneous output power, an increase in the PA's output power results in a corresponding increase of Vdym which constitutes a positive feedback scheme. The envelope detector output is applied to a resistive voltage shifter to transform it to the required voltage values before injecting it back into the PA system as Vdyn ' The voltage shifter is implemented using only resistors and a constant dc signal. The detector and the voltage shifter together have a wideband frequency response. Fig. 2 illustrates the PA performance improvement sought using the proposed dynamic biasing. As the output envelope power increases, a higher value of the dynamic gate bias increases the transconductance gm of the power stage transistors. This counteracts the P A's gain compression and allows linearizing its AM-AM response, therefore improving PA linearity. With a two-tone excitation, a decrease of the output inter-modulation (IMD) products is desired, as shown in Fig. 2 . Alternately, using the proposed dynamic biasing, the same level of IMD may be met at higher output power levels. Note that under a constant biasing scheme, such performance improvement would require a higher DC gate bias and possibly larger MOS devices, which would translate into higher quiescent current consumption, therefore lower power efficiency (P AE) compared to the proposed dynamic biasing.
DESIGN OF DYNAMIC BIASING WITH POSITNE ENVELOPEFEEDBACK

A. Proposed Dynamic Biasing Architecture
B. Design Criterion jor Loop Gain and Loop Bandwidth
Given the well-known Nyquist stability criterion, it is generally considered that positive feedback is prone to instability. To ensure stability when using our technique, the loop gain of the positive feedback loop in Fig. 1 must remain below 0 dB at all frequencies, as per the Nyquist criterion. Accordingly, no loop compensation network is required for stability. The loop gain is composed of the conversion gain (from power stage transistor gate to PA output) and the gain through the envelope detector and resistive voltage shifter. Since the conversion gain may be high, the envelope detector is required to have an RF-Analog conversion gain that is weil below 0 dB. The voltage swing typically required for the dynamic gate bias signal Vdvn being small (~O.1 V), it allows comfortably meeting the above loop gain design criterion.
To ensure minimum delay between the PA's output signal and the dynamic bias signal, the feedback loop bandwidth in Fig. 1 has to be about five times the PA's maximum envelope frequency [11] .
C. Noise Considerations
In contrast with other dynamic biasing schemes, the subzero dB RF-Analog conversion gain requirement for the detector in a positive envelope feedback scheme ensures that the PA noise performances is not degraded. High attenuation
T· . . ·~. Fig. 1 is excited using a two-tone input RF signal. The curve shown corresponds to the case where the detector conversion gain is set to a high value, but that meets the stability conditions. For low PA instantaneous output power, Vdyn is in the vicinity of the PA's quiescent dc bias value Vdvn(Q). When the PA's instantaneous output power increases significantly, there is a corresponding increase in the instantaneous value of the dynamic bias signal Vdyn ' The results shown in Fig. 3 are obtained using a harmonic balance (HB) simulation ofthe circuit in Fig. 1 , with Advanced Design System (ADS™) software by Keysight Technologies.
III. EXPERIMENT AL MEASUREMENTS
As proof of concept, measurements were carried out on a dual-IC module composed of a 5.4 GHz PA and an envelope detector. The schematic of the PA power stage and the envelope detector, as weil as the prototype dual-IC module are shown in Fig. 4 . The 5.4 GHz PA and the envelope detector are both fabricated using SOI-CMOS O.18um technology from TowerJazz. The three-stage flip chip PA is interfaced to the PCB via a 6 layer multi-chip module (MCM). The envelope detector JC is a wire-bond design, and is interfaced with the PA output via a O.5pF SMT capacitor (Ci5 in Fig.4(b) ). The PA die size is 2.800mm x 1.275mm, and the envelope detector die size is ~ II % of the PA size. Note that a single chip integration would avoid the need for wire-bonding pads, and potentially allows the envelope detector and the resistor divider to be implemented using a much smaller chip area (estimated at about 5%). The detector's large input impedance ensures that the power loss at the PA's output is negligible. The voltage shifter is implemented using SMT resistors to allow tuning. ,------------------------------------------------: -,; .c ---;;;;;---;;;;;----;;;;; ---;;;;; ---::;. ----, ------'
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Fig_ 4_ (a) Simplified schematic showing PA power stage differential architecture (similar to [17, Fig_ 7] ), envelope detector (similar to [18] ) and resistive voltage shifter in positive envelope feedback_ (b) Prototype system with PA and Envelope DetectoL
Design details ofthe circuit shown in Fig. 4(a) are given in the Appendix. Note, however, that details about the 5.4 GHz SOI-CMOS PA shown in Fig. 4(a) are not discussed. This PA design was provided by our industrial partner (Skyworks Solutions, Inc.) and providing specific PA design details (regarding component values, transistor sizes, matching circuits, etc.) is restricted due to potential future commercialization of this design. However, the PA design in Fig. 4(a) is similar to architectures discussed in [17] and the typical PA design parameters can be obtained from the designs discussed therein. Additionally, these details are not necessary here since this paper focuses on the validation of our proposed positive envelope feedback concept, which itself is independent of the specific PA design that is used.
A. Measurement Results
The total quiescent current ofthe system is 96mA, ofwhich the detector consumption is only 1.2%. The detector remains biased for all the measurements. The supply voltage (V DD) for the PA and the detector is 3.3V. Fig. 4 open (constant gate bias) and Ra connected (dynamic gate bias). It is clear that under the same PA biasing and supply conditions, the PA's P 1dB is increased by l.7 dB with the dynamic biasing. As shown in Fig. 5 for detector bias conditions that have been set experimentally, a 60mV increase ofthe gate bias signal Vdvl1 at P out=20 dBm from its quiescent value Vdyn(Q) at low output powers is adequate to sufficiently improve the PA's AM-AM. Such an increase in the gate bias is not large enough to cause a drastic change in the PA transistors' operation regime (such as a change from saturation to triode). Besides, the occurrence of such a drastic change in the PA transistors' operation would have translated into an excessive gain collapse and expansion in the measured Gain vs Pout response shown in Fig. 5 .
Note that the swing of the Vdvl1 signal shown in Fig. 5 is a function of the detector sensitivity (defined by Pref in Fig. 5 ), the gain conversion slope (defined by e in Fig. 5 ) and the resistive voltage shifter (implemented using resistors Ra and Rb in Fig. 4) . Also, the quiescent value Vdvn(Q) ofthe VdYI1 signal is fixed using the DC voltage ~: and the resistors Ra and Rb in the resistor voltage shifter shown in Fig. 4 . The values of all the components and DC voltages for implementing the SOI-CMOS [MD3 for two-tone excitation at 5.4 GHz, under constant bias and with Vdyn corresponding to "1" in Fig. 6 . 14  15  16  17  18  19  20  21 Pout (dBm) Fig. 8 . P AE under constant bias and Vdyn corresponding to "1" in Fig. 6 .
envelope detector and resistive voltage shifter shown in Fig. 4 are given in the Appendix. Fig. 6 shows the PA's AM-AM under two-tone excitation at 5.4 GHz using 100 kHz frequency spacing in the same two states (constant gate bias and dynamic gate bias), but with two different Vdyn dynamic biasing profiles set by adjusting the detector sensitivity and gain conversion slope. The measurements in Fig. 7 show that the 1.7 dB increase in P 1dB translates into an improvement of up to 3.44 dB and 1.76 dB for IMD310 and IMD3hi respectively, for P out levels from 17 dBm to 20 dBm. The corresponding measurements in Fig. 8 show that there is no degradation in P AE with the dynamic biasing, but rather a slight increase that results from a Drain current reduction during the decreasing excursions of the envelope feedback signal. Although these IMD and P AE improvements are moderate for this prototype, they demonstrate that the technique improves the overalllinearitylP AE performances.
B. Limitations ofMeasured Prototype
In this prototype, unwanted AM-PM as a function of the dynamic bias signal is introduced due to the large gate-source capacitance Cgs (Fig. 4) of the PA's power stage transistor, and compounded by a 5ill on-chip gate resistance initially required for investigations on biasing. Such AM-PM reduces the linearization effects of AM-AM compensation through the dynamic biasing. This also dictated the 100 kHz frequency spacing restriction for this proof of concept. Proper circuit techniques allow overcoming these limitations, as evidenced in Section IV.
IV. SIMULATIONS OF IMPROVED DESIGN
Gate capacitance compensation techniques such as that described in the schematic ofFig. 3 in [19] have some inherent limitations. That is, despite the Cgs compensation effects within some back-off power range, there remains a sharp increase in the PA's IMD levels at output power levels above this range. As described in the analysis given in Section III of [19] , this is because the PA's gain compression becomes predominant due to increased Drain current clipping for this range of higher PA output powers. Upon replacing the power stage 5ill gate resistors in our design (Fig. 4) with off-chip 15nH inductors to remove the R-C time-constant overloading on the dynamic biasing function, an improved AM-AM compensation over a much larger bandwidth has been obtained, as shown next.
The circuit including these 15nH inductors is simulated using the harmonic balance (HB) simulator in ADS IM software. The simulation results with a two-tone excitation at 5.4 GHz and 10 MHz frequency spacing are shown in Fig. 9 . Comparing the curves in the two states, i.e. in open loop (Ra in Fig. 4 open) and in closed loop (Ra connected and no other change), the simulation shows a significant AM-AM compensation. For output power levels higher than 21 dBm (where the PA's gain compression is predominant over the Cgs effects), this AM-AM compensation translates into an IMD3 improvement of up to 3.5 dB. Obviously, more investigations are required to evaluate the full potential of the proposed positive envelope feedback concept in terms of IMD and bandwidth improvement, with respect to what is demonstrated here.
Simulations also confirm that the proposed architecture does not significantly degrade PA noise levels with respect to specifications for 5 GHz WLAN TDD systems as weil as cellular FDD systems. Simulation results for the latter are shown in Table I , which show noise power levels in the Rx channel at ±20 MHz to ±50 MHz frequency offset. Under dynamic biasing, the slight degradation in noise levels at high output power is a result of the increased bias level V dyn and consequent increase of the RF gain. V. CONCLUSION This paper introduces a novel dynamic biasing technique for linearity improvement ofRFIC PAs using positive envelope feedback based on the instantaneous envelope signal at the output ofthe PA. The proposed technique can be implemented with minimum additional circuitry, negligible quiescent current increase, minimum additional chip area and has the potential for wide bandwidths. The simplicity of the proposed technique makes it suitable for full on-chip integration and facilitates its integration into other existing RFIC PA architectures, as well as its use in conjunction with other state-of-the-art PA performance enhancement techniques. Simulation and measurements of an implementation of our proposed technique for a 5.4 GHz SOI-CMOS PA demonstrate the efficacy ofthe approach for improving the efficiency/linearity trade-off for RFIC PAs, with only a slight noise degradation. 
